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Abstract—High frequency operation of tunneling real-space 
transfer transistor (TRSTT) in the negative differential resistance 
(NDR) regime is assessed by calculating the device common 
source unity current gain frequency (fT) range with a small signal 
equivalent circuit model including tunneling. Our circuit model is 
based on an In0.2Ga0.8As and δ-doped GaAs dual channel 
structure with various gate lengths. The calculated TRSTT fT 
agrees very well with experimental data, limiting factor being the 
resistance of the δ-doped GaAs layer. By optimizing the gate 
dimensions and channel materials, we find fT in the NDR region 
approaches terahertz range, which anticipates potential use of 
TRSTT as terahertz sources. 
 
Index Terms—Tunneling real-space transfer transistor 
(TRSTT), negative differential resistance (NDR), small signal 
equivalent circuit model, unity current gain frequency 
 
I. INTRODUCTION 
UNNELING real space transfer (TRST) is a quantum 
mechanical effect that arises between two channels of 
different mobilities in field effect transistors to achieve NDR 
controlled by the gate bias [1]. The effect was first 
demonstrated in pseudo-morphic AlGaAs/InGaAs MODFET 
[2], and investigated in several TRSTT structures in the last 
decades [3]–[5]. Recently, very clean TRST-induced NDRs 
with modulated peak to valley (P/V) ratios up to 4 at room 
temperature were demonstrated in pseudo-morphic GaAs 
 
Manuscript received December 7, 2011. This work is supported in part by 
the Beckman Institute for Advanced Science and Technology at the University 
of Illinois at Urbana-Champaign, the School of Electronic Engineering at the 
University of Electronic Science and Technology of China, and Tianjin 
University.  
Wen Huang is with Beckman Institute for Advanced Science and 
Technology at the University of Illinois at Urbana-Champaign, Urbana, IL, 
61801, USA and the School of Electronic Engineering at the University of 
Electronic Science and Technology of China, Chengdu, Sichuan, 611731, 
China (e-mail:whuang82@illinois.edu).  
Xin Yu is with the Department of Electrical and Computer Engineering at 
University of Illinois at Urbana-Champaign, Urbana, IL 61801 USA. (e-mail: 
xinyufisher@gmail.com). 
Lu-Hong Mao and Shi-Lin Zhang are with the Department of Electronics 
and Information Engineering, Tianjin University, Tianjin 300072, China. 
J. P. Leburton is with the Department of Physics, Department of Electrical 
and Computer Engineering, and the Beckman Institute for Advanced Science 
and Technology at the University of Illinois at Urbana-Champaign, Urbana, IL, 
61801, USA (phone: 217-333-6813; e-mail: jleburto@illinois.edu). 
 
/InGaAs MODFET structures (fig.1 inset) [6]. The devices 
however were relatively long and wide with large capacitance, 
so that fT was below 10 GHz. Therefore considerable room for 
improvement is expected with frequency operation far above 
100 GHz, and hopefully up to the THz range [7].  
The TRSTT operation frequency in the NDR region depends 
on two main factors: the tunneling time τt between the two 
channels, and the carrier transit time τSD from the source to 
drain in the dual channel structure. Usually, the tunneling time 
is estimated to be less than 0.5 ps [6], so the TRSTT 
performances are essentially determined by τSD.  
In this letter, based on devices similar to those in ref [6] we 
implement a small-signal equivalent circuit model accounting 
for tunneling between the TRSTT two channels, and for which 
fT in tunneling mode is calculated analytically in the common 
source circuit configuration. Our model predicts that fT in NDR 
region can reach THz range by optimizing the channel material, 
and shortening the gate length.  
II. TRSTT STRUCTURE AND MEASUREMENT 
 
Fig. 1. Experimental drain current vs. drain voltage under different gate 
voltages in TRSTT starting from Vgs=0 V to Vgs=0.6 V with a step of 0.1 V. 
 
The device structure is schematically shown in fig.1 inset. 
The heterostructures consist of a 0.8-µm intrinsic GaAs buffer 
layer, a 90-Å undoped In0.2Ga0.8As channel layer, a 90-Å 
undoped GaAs spacer layer, followed by a silicon δ-doped 
layer with a 4×1012 cm-2 sheet density, and a 300-Å undoped 
GaAs cap layer. The gate dimension is 2×60 µm2, and the 
source-gate and gate-drain separations are 2 µm, each. 
Fig. 1 displays the device output characteristics with NDR 
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under different gate biases. Noticeable gate 
observed with the NDR onset, which is attributed to TRST [6]. 
The channel electron mobility is measured to be 5604 cm
by Hall test, and the sheet density of carrier 
channel is 9.02×1011 cm-2 at room temperature. 
of NDR i.e. TRST, fT at bias point C (V
measured to be 8.9 GHz1. 
III. SMALL SIGNAL EQUIVALENT CIRCUIT WITH 
(a) 
(b) 
Fig. 2. TRSTT small-signal equivalent circuit 
configuration . (a). Functions of each circuit element with corresponding 
position. (b). Schematic of the equivalent circuit. 
 
In Fig.2 (a) we show the small-signal equivalent circuit of 
the TRSTT including tunneling effect. Under specific 
combination of gate and source-drain biases, mo
tunnel from the high mobility 2-dimensional electron gas 
(2-DEG) channel in the InGaAs material to the low mobility 
silicon δ-doped channel [1]–[2], where few electrons leak to the 
gate leakage. The TRSTT behavior in the tunneling mode can 
be described as two enhancement HEMTs operating in series 
with the same gate bias. In the first one the 2
InGaAs channel and in the other one it is in the silicon 
channel. By following the paths the electrons flow, one can 
build the equivalent circuit shown in fig.2 (b). 
source-gate and gate-drain geometrical capacitances whose 
values are determined by the dimensions of electrode layout. 
Cgs1 and Cgs2 are the gate-source intrinsic capacitances that 
control the source-drain current, while 
corresponding transconductances. Cgd 
intrinsic capacitance which describes the electron inflow into 
the depletion layer when the electrode voltage changes. 
Ri2 are the dual channel resistances, while 
 
1
 In ref. [6], the mentioned fT=9 GHz is taken from the 6 
sample used in our modeling and its accurate value is 8.9 GHz.
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leakage current is 
2/Vs 
in In0.2Ga0.8As 
In the absence 
gs=0.6V, Vd=5V) is 
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in the common source 
st of electrons 
-DEG is in the 
δ-doped 
Cgsp and Cgdp are 
gm1 and gm2 are the 
is the drain-source 
Ri1 and 
Rd1 and Rd2 are the 
µm channel length 
 
drain parasitic resistances for the 2
the silicon δ-doped channel, respectively. 
parasitic resistance for the two channels. 
tunneling resistance and capacitance, with their product 
yielding the tunneling time. In our model, we assume tunneling 
between the two channels occurs at a certain point right under 
the gate in the 2-DEG channel. We define 
effective lengths of the 2-DEG and 
which TRST electrons transit (see fig.2.a). Then
determines the tunneling position under the gate. As the 
tunneling distance is short, only a fraction of gate voltage drops 
across the tunneling barrier, although 
tunneling current, and correspondingly a negligible tunneling 
resistance Rt compared to the undoped GaAs cap layer.
IV.  UNITY CURRENT GAIN F
fT is defined when / 
and Cgdp are ignored here, because of their small values. From 
the small-signal form of Kirchhoff’s 
the drain current, the gate current, and the voltage drops across 
Cgs1 and Cgs2 ,respectively. 
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with   2 ,    . Owing to the strong I vs. V 
non-linearity, the fT determination
tedious under small signal operation. Rather,
its value by calculating it on both sides of the NDR region i.e. at 
points A and B shown on fig. 
one obtains the following equation
channels right before and after tunneling
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Here q is the electron charge, 
at bias points A and B, ve1, 
electrons in both channels, W
are the carrier density in the 2
channel under the gate after tunnel
gm1 and gm2, one gets 
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-DEG InGaAs channel and 
Rs is the total source 
Rt and Ct are the 
Lg1 and Lg2 as the 
δ-doped channels through 
 Lg1/Lg 
generating a significant 
 
REQUENCY IN THE NDR REGION 
1. For the sake of simplicity, Cgd 
circuit laws one gets for 
 	 (1) 
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in the NDR region would be 
 one can estimate 
1(a). By ignoring the gate leakage, 
 for drain currents in the two 
,  
+,
+-  
   !"#
 (5) 
IdB and IdA are the drain currents 
ve2 are the saturation velocity of 
g is the gate width, and ns1 and ns2 
-DEG channel and δ-doped 
ing. Based on the definition 
	  $&1  $%$%1  $& 	  (6) 
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where we call $%  +,/+-  and $&  #/#
  the tunneling 
peak ratio and velocity difference ratio.  
Usually, the gate-source capacitance Cgs is defined as the net 
increase of positive charge in the depletion area by an 
incremental increase in gate-source voltage [8]. However for 
δ-doped TRSTT, the only positive charge is in the δ-doped 
layer. Instead, we obtain Cgs indirectly by calculating the 
variation of the carrier densities Q1 and Q2 in the two channels 
under the gate. In the tunneling mode, the total gate-source 
capacitance can be written as 
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The drain currents in the two channels read 
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where gd1, gd2 are the drain conductance of the 2-DEG and 
δ-doped channels, respectively. Combining (7), (8), one can get 
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One determines fT in the tunneling mode by solving (1)–(4), 
(6) and (9). In a first order approximation one can neglect Ri1, 
Ri2, Rs, Rd, Cgsp, and τt compared to other circuit elements to 
obtain a closed form for fT at point B as shown in (10) 
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When no tunneling occurs, γP=1 and γv=0. The fT at point A can 
be derived from that of fT_B as shown in (11) 
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V. RESULTS AND DISCUSSION 
Based on the measured channel mobility, one can estimate 
the saturation velocity ve1 of the sample to be 1×107 cm/s. 
Inserting this value into (11), we get fT=7.96 GHz, which agrees 
well with the experimental value 8.9 GHz obtained for the 
device in saturation, in the absence of TRST1. 
In Fig. 3, we show the calculated fT as a function of gate 
length
 
around the NDR region for different tunneling positions 
along the 2- DEG channel. The best fT can be achieved by 
shrinking the gate length to 40 nm with a tunneling position 
close to the drain. If we optimize the saturation velocity to 
2×107 cm/s by using higher indium composition InGaAs 
material and maintain the values of other parameters in (10) and 
(11), fT in the NDR region can reach a range between 620 GHz 
and 800 GHz for Lg1/Lg=0.7, which indicates that high 
frequency response is obtained for tunneling closer to the drain 
than the source, in order to reduce the δ-doped channel 
resistance. This range of fT is shown in fig. 3 between the black 
solid line with solid circles and the red solid line. 
 
Fig. 3.  (Color online) fT in the NDR region as a function of gate lengths for 
different tunneling positions and the optimized channel saturation velocities.  
VI. CONCLUSION 
Our small signal equivalent circuit model for TRSTT shows 
that THz frequency operation in the NDR region of the devices 
is possible by shrinking the gate length, but also improving the 
mobility or saturation velocity in the 2DEG channel. As 
expected the critical factor is the δ-doped channel resistance 
that should remain significant compared to the 2DEG channel 
resistance if large NDR peak-to-valley ratios are required. In 
this context, it may be worth exploring other material systems 
offering optimum mobility/saturation velocity difference with 
large and abrupt NDRs. Finally, let us mention that a key 
assumption in our analysis was the TRST occurrence along the 
channel. For this purpose a physical model of quantum 
tunneling between channels under bias conditions is desirable. 
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